Please ty	ре а	plus sign (+)	inside	this box	→	$\lceil \pm \rceil$
,		P				. —

Please type a plus sign (+) inside this box + + Approved for use through 10/31/99, OMB 0651-0031

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

Sheet

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

of 📆

Co	mplete if Known
Application Number	10/718,662
Filing Date	November 24, 2003
First Named Inventor	Edwin C. Kan
Group Art Unit	2827
Examiner Name	
Attorney Docket Number	CRF D-2768/Kan

			U.S. PATENT DOCU	JMENTS	
Examiner Initials	Cite No.1	U.S. Patent Document  Number Kind Code  (if known)	Name of Patentee or Applicant	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
pL	1	6,643,165	Segal et al.	11-04-2003	
	2	6,472,705	Bethune et al.	10-29-2002	
	3	6,434,053	Fujiwara	08-13-2002	
	4	6,320,784	Muralidhar et al.	11-20-2001	
	5	6,172,905	White et al.	01-09-2001	
	6	6,128,214	Kuekes et al.	10-03-2000	
	7	6,090,666	Ueda et al.	07-18-2000	
	8	5,679,171	Saga et al.	10-21-1997	
ĎL.	9	5,559,057	Goldstein	09-24-1996	
	,		·		
				·	

				FORE	IGN PATENT DOCUMENT	rs		
Examiner	Cite		oreign Patent Do		Name of Patentee or	Date of Publication of	Pages, Columns, Lines, Where Relevant	
Initials*	No.1	Office <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (It known)	Applicant of Cited Document	Cited Document MM-DD-YYYY	Passages or Relevant Figures Appear	T <sub>6</sub>
			<del></del>				<del></del>	
								-
			<del></del>					+
								┼┤
		<del>                                     </del>	<del>, ,</del>					╁┈┪
								†

Examiner Signature	41	7	Date Considered	6/00
				<del>* / * /</del>

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, OC 20231.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether of not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&</sup>lt;sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Attorney Docket Number

10/718,662

3818

November\_24, 2003

CRF D-2768/Kan

Complete if Known Substitute for form 1449B/PTO **Application Number** INFORMATION DISCLOSURE Filing Date Edwin Kan STATEMENT BY APPLICANT First Named Inventor Group Art Unit Examiner Name (use as many sheets as necessary)

of

Sheet

7/21/04

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials	Cite No.1	Include name of the author (in CAPITAL LETTERS), tile of the article (when appropriate), tile of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Ţ2
DL	1	J.R. Tucker, "Schottky barrier MOSFETs for Silicon nanoelectronics," Advanced Workshop on Frontiers in Electronics, WOFE'97 Proceedings, pp. 97-100, 1997.	
	2	C. Wang, J.P. Snyder and J.R. Tucker, "Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-effect transistors," Appl. Phys. Lett, vol. 74, pp1174-6, 1999.	
	3	V. Narayanan, Z. Liu, Y.M.N. Shen, M. Kim and E.C. Kan, "Reduction of metal-semiconductor contact resistance by embedded nanocrystals," IEDM Tech. Dig., pp. 87-90. 2000.	
	4	E.C. Kan and Z. Liu, "Directed self-assembly process for nano-electronic devices and interconnect," Superlattices and Microstructures, vol. 27, pp. 473-9, 2000.	
	5	Z. Liu, M. Kim, V. Narayanan, and E.C. Kan, "Process and device characteristics of self-assembled metal nano-crystal EEPROM," Superlattices and Microstructures, vol. 28, pp. 393-9, 2000.	
	6	Z. Suo and Z. Zhang, Epitaxial films stabilized by long range forces," Phys. Rev. B, vol. 58, pp. 5116-20, 1998.	
	7	D.A. Bonnell, Y. Liang, M. Wagner, D. Carroll and M. Buhle, "Effect of size dependent interface properties on stability of metal clusters on ceramic substrates," Acta Mater., vol. 46, pp. 2263-70, 1998.	
	8	Z. Liu, V. Narayanan, M. Kim, G. Pei and E.C. Kan, "Low programming voltages and long retention time in metal nanocrystal EEPROM devices," 59th DRC Tech. Dig., pp. 79-80, 2001.	
	9	H.C. Lin, E.C. Kan, T. Yamanaka & C.R. Helms, "Modeling and characterization of Si/SiO2 interface roughness," VLSI Tech. Symp., Kyoto, Japan, June 1997.	
	10	J. Kedzierski, P. Xuan, E.H. Anderson, J. Bokor, T.J. King and C. Hu, "Complementary silicide source/drain thin-body MOSFETs for the 20nm gate length regime," IEDM Tech. Dig., pp. 57-60, 2000.	
カレ	11	J. Kedzierski, P. Xuan, V. Subramanian, E.H. Anderson, J. Bokor, T.J. King and C. Hu, "A 20-nm gate-length ultra-thin body p-MOSFET with silicide source/drain," Si Nanoelectronics Workshop, VLSI Tech. Symp., pp. 13-15, Honolulu, Hawaii, June 2000	

		<del></del>	
	, ,	Date	11/
Examiner		1	6/05
Signature		Considered	
Cignature			

Burden Hour Statement This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

<sup>\*</sup>EXAMINER: Initial If reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant

<sup>1</sup> Unique dilation designation number. 2 Applicant is to place a check mark here if English language Translation is attached.

a collection of information unless it contains a valid OMB control number.

Under the Paperwork Reduction Act of 1995, no persons are required to res	pond to a collection of information	mplete If Known
Substitute for form 14498/PTO		10/718,662
INFORMATION DISCLOSURE	Application Number Filing Date	November 24, 2003
STATEMENT BY APPLICANT	First Named Inventor	Edwin Kan
SIATEMENT DI ALI ELOTTI	Group Art Unit	2817
(use as many sheets as necessary)	Examiner Name	
Sheet 3 of 3	Attorney Docket Number	CRF D-2768/Kan

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	
xaminer	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), and of the finding including the control of the article (when appropriate), and of the article (when appropriate), the first control of the article (when appropriate), and the control of the article (when appropriate), the article (when appropriate), the article (when appropriate), and the article (when appropriate), article (when app	Τ2
DL	12	C. Diorio, P. Hasler, B.A. Minch and C.A. Mead, "A floating-gate MOS learning array with locally computed weight updates," IEEE Trans. Electron Devices, vol. 44, pp. 2281-9,	
		1977.	
<del></del> -	-		
	-		
	-		-
	_		-
			+
			-
	+		
	-		
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

Examiner Signature Considered 6 05

\*EXAMINER: Initial If reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not

7/21/04

considered. Include copy of this form with next communication to applicant.

1 Unique citation designation number. 
2 Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Weshington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/08b(05-03)

AUS 1 3 2004

Approved for use through 04/30/2003. OMB 0551-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Complete if Known Substitute for form 1449B/PTO **Application Number** 10/718,662 INFORMATION DISCLOSURE **Filing Date** November 24, 2003 STATEMENT BY APPLICANT First Named Inventor Edwin C. Kan Art Unit 2827 (Use as many sheets as necessary) **Examiner Name** CRF D-2768D/Kan Attorney Docket Number Sheet

		NON PATENT LITERATURE DOCUMENTS
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
ŊL	1	"The Evolution of Dram Cell Technology," B. El-Kareh, G.B. Bronner; Solid State Technology, May 1997, Vol. 40, Issue 5
	2	"Fast and Long Retention-Time Nano-Crystal Memory," H.I. Hanafi, S. Tiwari, I. Khan; IEEE Transactions on Electron Devices, Vol. 43, No. 9, September 1996
	3	"Charge-Trap Memory Device Fabricated by Oxidation of Si <sub>1-x</sub> Ge <sub>x</sub> ," Y-C King, T-J King, C. Hu; IEEE Transactions on Electron Devices, Vol. 48, No. 4, April 2001
	4	"A Long-Refresh Dynamic/Quasi-Nonvolatile Memory Device with 2-nm Tunneling Oxide," Y-C King, T-J King, C. Hu; IEEE Electron Device Letters, Vol. 20, No. 8, August 1999
	5	"NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, D. Finzi; IEEE Electron Device Letters, Vol. 21, No. 11, November 2000
·	6	"A Low Voltage SONOS Nonvolatile Semiconductor Memory Technology," M.H. White, Y. Yang, A. Purwar, M.L. French; IEEE Transactions on Components, Packaging, and Manuf. TechPart A, Vol. 20, No. 2,
		June 1997
	7	"High-Endurance Ultra-Thin Tunnel Oxide in MONOS Device Structure for Dynamic Memory Application," H.C. Wann, C. Hu; IEEE Electron Device Letters, Vol. 16, No. 11, November 1995
	8	"Programming Characteristics of P-Channel Si Nano-Crystal Memory," K. Han, I. Kim, H. Shin; IEEE Electron Device Letters, Vol. 21,
Ŋι	9	"A Novel, aerosol-nanocrystal floating-gate device for non-volatile memory applications," J. DeBlauwe, M. Ostraat, M.L. Green, G. Weber, T. Sorsch, A Kerber, F. Klemens, et al.; 2000 IEEE

Date // -				1	1		
Signature Considered 6/03	Examiner Signature	<b>A</b>	1 7m	Date Considered	. 6	105-	

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for f	orm 1449B/PTO				Complete if Known
				Application Number .	10/718,662
<b>INFOR</b>	MATION E	SCLO!	SURE	Filing Date	November 24, 2003
STATE	MENT BY	APPLI	CANT	First Named Inventor	Edwin C. Kan
				Art Unit	25 2827
(0	Use as many sheets	as necessary)		Examiner Name	331
Sheet		of T	3	Attorney Docket Number	CRF D-2768D/Kan

8/13/04

. <del></del>		NON PATENT LITERATURE DOCUMENTS					
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.					
DL	10	"Single-Electron Devices and Their Applications," K.K. Likharev; Proceedings of the IEEE, Vol. 87, No. 4, April 1999					
	11	"Non-Volatile Si Quantum Memory with Self-Aligned Doubly-Stacked Dots," R. Ohba, N. Sugiyama, K. Uchida, J. Koga, A. Toriumi; IEEE 2000					
	12	"Modification of Indium Tin Oxide for Improved Hole Injection in Organic Light Emitting Diodes," Y. Shen, D.B. Jacobs, G.G. Malliaras, G. Koley, M.G. Spencer, A. Ioannidis: Adv. Mater. 2001. No. 16. 8/16					
	13	"Room Temperature Operation of a Quantum-Dot Flash Memory," J.J. Welser, S. Tiwari, S. Rishton, K.Y. Lee, Y. Lee; IEEE Electron Device Letters, Vol. 18, No. 6, June 1997					
	14	"Silicon Nano-Crystals Based MOS Memory and Effects of Traps on Charge Storage Characteristics," Y. Shi, S.L. Bu, X.L. Yuan, Y.D.					
·	15	"A High Capacitive-Coupling Ratio (HiCR) Cell for 3 V-Only 64 Mbit and Future Flash Memories, "Y.S. Hisamune, K. Kanamori, T. Kubota, Y. Suzuki, M. Tsukiji, E. Hasegawa, A. Ishitani, T. Okazawa, IEEE 1993					
	16	"Volatile and Non-Volatile Memories in Silicon with Nano-Crystal Storage," S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, D. Buchanan; 1995 IEEE					
	17	"Multilevel Flash cells and their Trade-offs," B. Eitan, R. Kazer-ounian, A. Roy; G. Crisenza, P. Cappelletti, A. Modelli; 1996 IEEE					
	· 18	"Modeling and Design Study of Nanocrystal Memory Devices," M. She, Y-C King, T-J King, C. Hu; Dept. of Elect. Eng. and Comp. Sciences, U. of C., Berkely, CA					
DL	19	"A Four-State EEPROM Using Floating-Gate Memory Cells," C. Bleiker, H. Melchior; IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 3, June 1987					

		1	
Examiner Signature	Date Considered	6	105-

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO				Complete if Known		
•				Application Number	10/718,662	
INFORMATION DISCLOSURE				Filing Date	November 24, 2003	
STATE	STATEMENT BY APPLICANT			First Named Inventor	Edwin C. Kan	
			•	Art Unit	2827	
(Use as many sheets as necessary)				Examiner Name		
Sheet	<del></del>	of	3:	Attorney Docket Number	CRF D-2768D/Kan	

NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, Examiner Cite magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city Initials\* No. and/or country where published. "A Multilevel Approach Toward Quadrupling the Density of Flash Memory," D.L. Kencke, R. Richart, S. Garg, S.K. Banerjee; IEEE Electron 20 DL Device Letters, Vol. 19, No. 3, March 1998 "Data Retention of a SONOS Type-Two-Bit Storage Flash Memory Cell," W.J. Tsai, N.K. Zous, C.J. Liu, C.C. Liu, C.H. Chen, T. Wang, S. Pan, 21 C-Y Lu; S.H. Gu; 2001 IEEE "A Novel Approach to Controlled Programming of Tunnel-Based Floating-Gate MOSFET's," M. Lanzoni, L. Briozzo, B. Ricco; IEEE Jrnl. of Solid-State Circuits, Vol. 29, No. 2, February 1994 22 "On the Universality of Inversion Layer Mobility in Si MOSFET's: Part I-Effects of Substrate Impurity Concentration," S-i Takagi, A. Toriumi, M. Iwase, H. Tango; IEEE Transactions on Electron Devices. Vol. 41, No. 12, December 1994 ħι

		1 .			
Evaminar	/ /	$\Lambda \rightarrow$	Date	1/20-	
Examiner	<del>/</del>		Considered	6/05	
Signature			Considered		
C.S					

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.